



1. Index / Block diagram
2. SMBus MAP
3. Clock Distribution
4. Power Delivery Map
5. Power On Sequence
6. Reset / Power Good Map
7. Strap/IRQ/IDSel Table
8. GPIO Table
- 9-14. CPU
- 15-16. DDR3 Conn: CHA
- 17-18. DDR3 Conn: CHB
19. Label
20. TBD
- 21-28. PCH
- 29-30. SIO-IT8772E
- 31-32. LAN: RTL8111G
- 33-34. Audio: ALC3861
35. Slot1 : PCIe 16X
36. Mini PCIe
37. HDMI
38. Display port
39. SATA+mSATA
40. Rear USB3
41. FAN
42. Serial / PS2 port
43. SPI-LPC DBG
44. XDP
45. EMI
46. Front Panel
47. Slot4: PCIe 4x
48. Slot2 ,3: PCIe 1x
49. Front USB
50. Power Conn
51. Power Sequence
52. Power-1: Linear Power-1
53. Power-2: Linear Power-2
54. Power-4: Vcore PWM
55. Power-5: Vcore Driver
56. Power-6: DDR3
57. +5V_DUAL/+5V_DUAL_USBKB


Page 52 ~ 57


VRD12.5 / VRM / Linear



SMBUS DIAGRAM









POWER ON Timing Diagram


G3 --> S4/S5 (with Deep Sleep support)




Sx --> Deep S4/S5 -->G3




G3 to S4/S5 Timing Diagram




Deep Sleep Entry




Deep Sleep Exit



S5 --> S0




S0 --> S5



RESET / Power Good MAP

Sequence Signal Name:

- (1) O_PWRBTN#IN
- (2) S_SLP_S4# S_SLP_S3# S_SLP_M#
- (3) O_PSON#
- (4) B_ATX_PWROK
- (5) PCH_MEPWROGD
- (6) S_PCH_SYSPWROK P_VR_READY
- (7) PWRGD_3V
- (8) H_DRAMPWROGD D3_RESET#
- (9) H_PWROGD
- (10) S_PLTRST# H RESET#_R S_PLTRST#_R
- (11) X_PLTRST_PCIE_SLOT# K_PCIRST#_SLOT
- (12) A_Z_RST#



Deep Sleep Exit MAP

Sequence Signal Name:

- (D1) O_PWRBTN#IN
- (D2) S_SLP_SUS#
- (D3) S_RSMRST#
- (D4) S_SUSWARN#
- (D5) S_SUS_PWR_ACK#

STRAPPING Table

CPU side

CFG[19:0]	Description	
[2]	PCI Express static x16 lane numbering reversal	1: normal Default 0: lane numbers reversed
[3]	PCI Express* Static x4 Lane Numbering Reversal	1 = Normal operation Default 0 = Lane numbers reversed
[6:5]	PCI Express Bifurcation	00: 1x8, 2x4 PCI Express 01: reserved 10: 2x8 PCI Express 11: 1x16 PCI Express Default

SIO IT8772E/EX

PIN NAME	NET	Strapping description	
JP1 Pin23	JP1	1	EUP
		0	DSW DEFAULT
JP2 Pin57	O_RTS1#_R	1	Disable WDT to reset PWRGD DEFAULT
		0	Enable WDT to reset PWRGD
JP4 Pin61	O_DTR1#_R	1	Disable K8 power sequence function DEFAULT
		0	Enable K8 power sequence function
JP3 Pin59	O_TXD1_R	1	The default value of EC Index 63h/6Bh/73h is 80h DEFAULT
		0	The default value of EC Index 63h/6Bh/73h is 00h
JP8 Pin30	S_SLP_S3#	1	RSMRST# output detected by 3VSB DEFAULT
		0	RSMRST# output detected by SYS_3VSB

PCH

No Reboot Mode

SPKR (IN-PD)	Description
High	No reboot mode: Enable
Low	No reboot mode: Disable

DEFAULT

Topblock Swap Mode

GPIO55 (IN-PU)	Description
High	Topblock swap mode: Disable
Low	Topblock swap mode: Enable

DEFAULT

Boot BIOS Destination Selection

GPIO51 (IN-PU)	SATA1GP/GP19 (IN-PU)	Description
Low	Low	Flash cycle routed to LPC
High	Low	Flash cycle routed to PCI
High	High	Flash cycle routed to SPI

ME Disable (Flash override)

HDA_SDO	Description
High	ME Disable (Flash override): Enable
Low	ME Disable (Flash override): Disable

DEFAULT

TLS Confidentiality

SAAT3GP/ GPIO37	Description
High	ME Crypto TLS cipher suite with confidentiality
Low	ME Crypto TLS cipher suite with no confidentiality

DEFAULT

On-Die PLL Voltage Regulator

GPIO62/SUSCLK (IN-PU)	Description
High	Regulator is enabled.

DEFAULT

DMI Rx Termination

GPIO36 (IN-PD)	Description
Low	DMI Rx Termination Voltage



Title
GPIO/IRQ/IDSEL Table

DWG NO
Goodyear

Rev
A00

GPIO	Type	Power Well	Default	IN-PU/PO	Function (B00)	
					IO-UP/D	IO-Mode and name
GPIO[0]	IO	Core	GPIO	-	10K pull-up to +3V	S_PECI_REQ#
GPIO[1]	IO	Core	GPIO	20K IN-PU (Only on TACH)	10K pull-up to +3V(dummy) 1K pull-down to GND	S_GPI_CHASSIS_ID0
GPIO[2]	IOD	Core	GPIO	-	-	V_DDSF_B_HPD
GPIO[3]	IOD	Core	GPIO	-	-	V_DDSF_C_HPD
GPIO[4]	IOD	Core	GPIO	-	8.2K pull-up to +3V	V_GPI_VGA_CBL_DET#
GPIO[5]	IOD	Core	GPIO	-	8.2K pull-up to +3V	PCIE_MMR_CPPE_DETECT#
GPIO[6]	IO	Core	GPIO	20K IN-PU (Only on TACH2)	10K pull-up to +3V	S_GPI_PCH_HS_DET#
GPIO[7]	IO	Core	GPIO	20K IN-PU (Only on TACH)	10K pull-up to +3V(dummy) 200 pull-down to GND	S_GPI_SKU2
GPIO[8]	IO	Suspend	GPIO	20K IN-PU	use as TP	S_TP_GP8
GPIO[9]	IO	Suspend	Native	-	use as OC2# 8.2K pull-up to +3V_S5(dummy)	U_USB_OC_R_#5
GPIO[10]	IO	Suspend	Native	-	10K pull-up to +3V_S5	U_USB_OC_R_#6
GPIO[11]	IO	Suspend	Native	-	10K pull-up to +3V_S5	K_WAKE#_2
GPIO[12]	IO	Suspend	Native	-	10K pull-up to +3V_LAN (dummy) 4.7K pull-down to GND(dummy)	L_LAN_DISABLE#(H=Disable L=Enable)
GPIO[13]	IO	Suspend	GPIO	-	10K pull-up to +3V_S5	K1_WAKE#_1
GPIO[14]	IO	Suspend	Native	-	8.2K pull-up to +3V_S5	GPIO_WLDM
GPIO[15]	IO	Suspend	GPIO	20K IN-PU	1K pull-up to +3V_S5	S_PCH_GP15
GPIO[16]	IO	Core	GPIO	-	10K pull-up to +3V 10K pull-down to GND	H_SKTOCC_R_#
GPIO[17]	IO	Core	GPIO	20K IN-PU (Only on TACH)	10K pull-up to +3V(dummy) 1K pull-down to GND	S_GPI_CHASSIS_ID1
GPIO[19]	IO	Core	GPIO	20K IN-PU	10K pull-up to +3V(dummy) 1K pull-down to GND(dummy)	S_SATA1GP
GPIO[20]	IO	Core	Native	-	10K pull-up to +3V 10K pull-down to GND(dummy)	S_FLEXBAY_HDR_CBL_DET#
GPIO[21]	IO	Core	GPIO	-	10K pull-up to +3V(dummy) 10K pull-down to GND	S_GPI_BSD_REV0
GPIO[22]	IO	Core	GPIO	-	1K pull-up to +3V 4.7K pull-down to GND(dummy)	S_PCH_CONFIG_JUMPER
GPIO[23]	IO	Core	Native	20K IN-PU	10K pull-up to +3V(dummy)	L_DRQ1#
GPIO[24]	IO	Suspend	GPIO	-	100K pull-up to +3V_S5	H_SKTOCC#
GPIO[27]	IO	Deep Sleep	GPIO	20K IN-PU	10K pull-up to +3V_DUAL 1K pull-down to GND(dummy)	S_GP27_P0
GPIO[28]	IO	Suspend	GPIO	20K IN-PU	10K pull-up to +3V_S5 1K pull-down to GND(dummy)	S_PCH_GP28_PU
GPIO[29]	IO	Suspend	GPIO	-	1K pull-up to +3V_S5(dummy)	S_SLP_LUN#
GPIO[30]	IO	Deep Sleep	Native	-	10K pull-up to +3V_DUAL(dummy) 1K pull-down to GND(dummy)	S_SUSWARM#
GPIO[31]	IO	Deep Sleep	GPIO	TBD IN-PU	8.2K pull-up to +3V_DUAL	S_PSWD_CLR
GPIO[32]	IO	Core	GPIO	-	10K pull-up to +3V(SKU) 200 pull-down to GND(SKU)	S_GPI_SKU0
GPIO[33]	IO	Core	GPIO	-	use as TP	TPS22
GPIO[34]	IO	Core	GPIO	-	10K pull-up to +3V	PCH_GP134
GPIO[36]	IO	Core	GPIO	-	10K pull-up to +3V(SKU) 200 pull-down to GND(SKU)	S_GPI_SKU1
GPIO[36]	IO	Core	GPIO	20K IN-PU	use as TP	TPS27

GPIO[37]	IO	Core	GPIO	20K IN-PU	use as TP	TPS29
GPIO[38]	IO	Core	GPIO	-	10K pull-up to +3V(dummy) 10K pull-down to GND	S_GPI_CHASSIS_ID2
GPIO[39]	IO	Core	GPIO	-	10K pull-up to +3V	A_TP_PRES#
GPIO[40]	IO	Suspend	Native	-	use as OC1#	U_USB_OC_R_#1
GPIO[41]	IO	Suspend	Native	-	use as OC2#	U_USB_OC_R_#2
GPIO[42]	IO	Suspend	Native	-	use as OC3#	U_USB_OC_R_#3
GPIO[43]	IO	Suspend	Native	-	use as OC4# 8.2K pull-up to +3V(dummy)	U_USB_OC_R_#4
GPIO[44]	IO	Suspend	Native	TBD IN-PU	10K pull-up to +3V_S5 10K pull-down to GND(dummy)	S_INTRUD_CBL_DET#
GPIO[45]	IO	Suspend	Native	-	10K pull-up to +3V_S5 10K pull-down to GND(dummy)	O_COM_SER2_DET#
GPIO[46]	IO	Suspend	Native	20K IN-PU	10K pull-up to +3V_S5(dummy) 1K pull-down to GND	S_GPI_BSD_REV1
GPIO[48]	IO	Core	GPIO	-	10K pull-up to +3V	S_GPI48_PU
GPIO[49]	IO	Core	GPIO	-	8.2K pull-up to +3V	TMN_SHIFT
GPIO[50]	IO	Core	Native	-	8.2K pull-up to +3V	K_REQ#1
GPIO[51]	IO	Core	Native	20K IN-PU	1K pull-up to +3V(dummy) 1K pull-down to GND(dummy)	K_GNT#1
GPIO[52]	IO	Core	Native	-	8.2K pull-up to +3V	K_REQ#2
GPIO[53]	IO	Core	Native	20K IN-PU	1K pull-down to GND(dummy)	K_GNT#2
GPIO[54]	IO	Core	Native	-	8.2K pull-up to +3V	K_REQ#3
GPIO[55]	IO	Core	Native	20K IN-PU	4.7K pull-down to GND(dummy)	K_GNT#3
GPIO[57]	IO	Suspend	GPIO	-	10K pull-up to +3V_S5(dummy) 4.7K pull-down to GND	S_GPI057_RD
GPIO[58]	IO	Suspend	Native	-	10K pull-up to +3V_S5	S_SMUINK1_CLK
GPIO[59]	IO	Suspend	Native	-	use as OC0#	U_USB_OC_R_#0
GPIO[60]	IO	Suspend	Native	-	2.2K pull-up to +3V_S5	GPIO_WIRELESS_DISABLE#
GPIO[61]	IO	Suspend	Native	-	8.2K pull-up to +3V_S5(dummy)	S_LPCFD#
GPIO[62]	IO	Suspend	Native	-	use as busck	S_BUSCLK
GPIO[63]	IO	Suspend	Native	-	10K pull-up to +3V_S5	S_PCH_AUX_GATE
GPIO[64]	IO	Core	Native	20K IN-PU	use as TP	S_TP_CLKOUTFLEN0
GPIO[65]	IO	Core	Native	20K IN-PU	-	C_LIM_SIO_R
GPIO[66]	IO	Core	Native	20K IN-PU	use as TP	S_TP_CLKOUTFLEN2
GPIO[67]	IO	Core	Native	20K IN-PU	-	C_LIM_TPM_R
GPIO[68]	IO	Core	GPIO	20K IN-PU (Only on TACH)	10K pull-up to +3V(dummy) 200 pull-down to GND	S_GPI_BSD_REV2
GPIO[69]	IO	Core	GPIO	20K IN-PU (Only on TACH5)	10K pull-up to +3V	O_PRT_DET#
GPIO[70]	IO	Core	GPIO	20K IN-PU (Only on TACH6)	8.2K pull-up to +3V	S_FF_CHAS_DET#
GPIO[71]	IO	Core	GPIO	20K IN-PU (Only on TACH7)	10K pull-up to +3V	-
GPIO[72]	IO	Suspend	Native (Mobile Only)	20K IN-PU	10K pull-up to +3V_S5	S_PCH_GP72_PU
GPIO[73]	IO	Suspend	Native	-	10K pull-up to +3V_S5	S_MFG_MODE_OR
GPIO[74]	IO	Suspend	Native	-	10K pull-up to +3V_S5	S_SMUINK1_DATA

GPIO	PIN NAME	Power well	Buffer Type	EX-PU/PD	Signal Name
OP000	(DIAO_LED2) OP000	VTR	IO	NA	O_DIAO_LED2#
OP001	(DIAO_LED1) OP001	VTR	IO	NA	O_DIAO_LED1#
OP002	(DIAO_LED3) OP002	VTR	IO	NA	O_DIAO_LED3#
OP003	(DIAO_LED4) OP003	VTR	IO	NA	O_DIAO_LED4#
OP004	OP004	VTR	IO	NA	NC
OP005	(K_DPURST) OP005/PECL_REQUEST#	VTR	IODD	10K pull-up to +3V	O_PECI_REQ#
OP006	YELLOW1/OP006	VTR	ODD	NA	O_YELLOW#
OP007	GREEN# / OP007	VTR	ODD	NA	O_GREEN#
OP010	(SMBDATA2) OP010	VTR	IODDIO	8.2K pull-up to +3V_DUAL(dummy)	S_SMUINK1_DATA_R
OP011	(SMBCLK2) OP011	VTR	IODDIO	8.2K pull-up to +3V_DUAL (dummy)	S_SMUINK1_CLK_R
OP012	OP012	VTR	IO	NA	SPLDI
OP013	OP013	VTR	IO	NA	NC
OP014	(TMN_SHIFT) OP014	VTR	IO	8.2K pull-up to +3V	TMN_SHIFT
OP015	PWRBTN# / OP015	VTR	IO	1K pull-up to +3V_DUAL	O_PWRBTN#
OP016	PROCHOT_INPROCHOT_OUT#OP016	VTR	IODDIO	510ohm pull-up to +1P05V_VDDIO	H_PROCHOT#
OP017	TACH1 / OP017	VTR	IO	1K pull-up to +3V	O_SERCLK_PUFAN
OP020	TACH2 / OP020	VTR	IO	1K pull-up to +3V	O_SERCLK_PUFAN
OP021	TACH3 / OP021	VTR	IO	NA	NC
OP022	PWM1 / OP022	VTR	ODDIO	4.7K pull-up to +3V	O_CHIPFAN_PWM
OP023	PWM2 / OP023	VTR	ODDIO	4.7K pull-up to +3V	O_CHIPFAN_PWM
OP024	PWM3 / OP024	VTR	ODDIO	NA	NC
OP025	(FP_ORL_DET) OP025	VTR	IO	8.2K pull-up to +3V_S5	O_FP_ORL_DET#
OP026	FLC_RST_SYS# / OP026	VTR	ODD	NA	K_FLTRST_FCE_SLOT#
OP027	FLC_RST_SLOT# / OP027	VTR	ODD	NA	H_RESET#
OP030	PS_ON# / OP030	VTR	ODDIO	4.7K pull-up to +5VSB	O_PSON#
OP031	(FC_SPIV_DET) OP031	VTR	IO	8.2K pull-up to +3V_DUAL	O_AUD_SPIV_DET#
OP032	OP032	VTR	IO	NA	NC
OP033	PWRGD_ZH / OP033	VTR	ODD	NA	PWRGD_ZH
OP034	RSMRST# / OP034	VTR	ODD	10K pull-down to GND	O_RSMRST#
OP035	OP035	VTR	IO	8.2K pull-up to +3V_DUAL	O_BC_CLK
OP036	OP036 / SMB_CLK1	VTR	IODDIO	8.2K pull-up to +3V_DUAL (dummy)	S_SMBCLK_PUCL_R
OP040	OP040 / SMB_DAT1	VTR	IODDIO	8.2K pull-up to +3V_DUAL (dummy)	S_SMBDATA_PUCL_R
OP041	OP041 / IO_FIM#	VTR	IODDIO	10K pull-up to +3V_S5	O_IO_FIM#
OP042	(OP042 / OP042#)	VTR	IODD	100K pull-up to +3V_DUAL(dummy)	F_SATA_DET#
OP043	DCD1# / OP043 / MCDT	VTR	IODD	NA	O_DCD1#_R
OP044	DSR1# / OP044 / MCCLK	VTR	IODD	NA	O_DSR1#_R
OP045	RxD1# / OP045	VTR	IO	NA	O_RXD1#_R
OP046	RtS1# / OP046	VTR	ODD	NA	O_RTS1#_R
OP047	(SV_PSRN) OP047 / TXD1	VTR	IODD	NA	O_TXD1#_R
OP050	CTS1# / OP050	VTR	IO	NA	O_CTS1#_R
OP051	DTX1# / TEST_B# / OP051	VTR	ODD	8.2K pull-up to +3V_DUAL(dummy) 20K pull-down to GND	O_DTX1#_R
OP052	R1# / OP052	VTR	IO	NA	O_R1#_R
OP053	OP053 / DCD2#	VTR	IODD	2.2K pull-up to +3V	O_DCD2#_R
OP054	OP054 / DSR2#	VTR	IODD	2.2K pull-up to +3V	O_DSR2#_R
OP055	OP055 / RxD2	VTR	IODD	2.2K pull-up to +3V	O_RXD2#_R
OP056	(PWR2_PSRN) OP056 / RTS2#	VTR	IODD	30K pull-up to +3V	O_RTS2#_R
OP057	(NB_REQ_RQ) OP057 / TXD2	VTR	IODD	30K pull-up to +3V	O_TXD2#_R
OP060	OP060 / CTS2#	VTR	IODD	2.2K pull-up to +3V	O_CTS2#_R
OP061	(MEM_REQ_RQ) OP061 / CTR2#	VTR	IODD	20K pull-up to +3V	O_CTR2#_R
OP062	OP062 / RxD2	VTR	IODD	2.2K pull-up to +3V	O_RXD2#_R
OP063	OP063 / KBRST#	VTR	IODD	10K pull-up to +3V	O_KBRST#
OP064	- / OP064 / A23#	VTR	IODDIO	10K pull-up to +3V	O_A23#
OP065	SLP_S2# / OP065	VTR	IO	NA	S_SLP_S2#
OP066	SLP_S4_S5# / OP066	VTR	IO	NA	S_SLP_S4#
OP067	PWRGD_ZH / OP067	VTR	IO	1K pull-up to +5V	BATU_PWRGD
OP070	SPEAKER (DIAO_ENA) / OP070	VTR	ODD	8.2K pull-up to +3V_DUAL(dummy) 8.2K pull-down to GND	O_SPEAKER#
OP071	(SLP_N#) OP071 / I2C_S#	VTR	IODD	NA	S_SLP_N#
OP072	PECL_LVSMB_CLK1 / OP072	VTR	PECL_IODDIO	1K pull-up to +1P05V_VDDIO (dummy)	H_PUCL_R
OP073	PECL_READY / LVSMB_DAT1 / OP073	VTR	PECL_IODDIO	1K pull-up to +1P05V_VDDIO	O_P73_PU

DDR3 CH-A

BIT SWIZZLE TABLE


DDR0_DQ[8]	AH40	DQ 9
DDR0_DQ[9]	AH39	DQ 13
DDR0_DQ[13]	AH38	DQ 8
DDR0_DQ[16]	AM40	DQ 17
DDR0_DQ[17]	AM39	DQ 21
DDR0_DQ[21]	AM38	DQ 16
DDR0_DQ[24]	AV37	DQ 25
DDR0_DQ[25]	AW37	DQ 29
DDR0_DQ[29]	AU37	DQ 24
DDR0_DQ[32]	AY6	DQ 33
DDR0_DQ[33]	AU6	DQ 37
DDR0_DQ[37]	AV6	DQ 32
DDR0_DQ[40]	AR1	DQ 41
DDR0_DQ[41]	AR4	DQ 45
DDR0_DQ[45]	AR3	DQ 40
DDR0_DQ[48]	AL1	DQ 49
DDR0_DQ[49]	AL4	DQ 53
DDR0_DQ[53]	AL3	DQ 48
DDR0_DQ[56]	AG1	DQ 57
DDR0_DQ[57]	AG4	DQ 61
DDR0_DQ[61]	AG3	DQ 56
DDR0_DQ[64]	AW33	DQ 65
DDR0_DQ[65]	AV33	DQ 69
DDR0_DQ[69]	AU33	DQ 64

Bit Swap for layout

ECC

ECC

15,16 D3_DQS_A0
15,16 D3_DQS_A1
15,16 D3_DQS_A2
15,16 D3_DQS_A3
15,16 D3_DQS_A4
15,16 D3_DQS_A5
15,16 D3_DQS_A6
15,16 D3_DQS_A7
15,16 D3_DQS_A8
15,16 D3_DQS_A#0
15,16 D3_DQS_A#1
15,16 D3_DQS_A#2
15,16 D3_DQS_A#3
15,16 D3_DQS_A#4
15,16 D3_DQS_A#5
15,16 D3_DQS_A#6
15,16 D3_DQS_A#7
15,16 D3_DQS_A#8



PE115027-4041-0DF



DDR3 CH-B

17,18 D3_DQ_B[63..0]

UH1B

D3_DQ_B0 AE34 SB_DQ[0]
D3_DQ_B1 AE35 SB_DQ[1]
D3_DQ_B2 AG35 SB_DQ[2]
D3_DQ_B3 AH35 SB_DQ[3]
D3_DQ_B4 AD34 SB_DQ[4]
D3_DQ_B5 AD35 SB_DQ[5]
D3_DQ_B6 AG34 SB_DQ[6]
D3_DQ_B7 AH34 SB_DQ[7]
D3_DQ_B8 AL34 SB_DQ[8]
D3_DQ_B9 AL35 SB_DQ[9]
D3_DQ_B10 AK31 SB_DQ[10]
D3_DQ_B11 AL31 SB_DQ[11]
D3_DQ_B12 AK34 SB_DQ[12]
D3_DQ_B13 AK35 SB_DQ[13]
D3_DQ_B14 AK32 SB_DQ[14]
D3_DQ_B15 AL32 SB_DQ[15]
D3_DQ_B17 AP34 SB_DQ[16]
D3_DQ_B21 AP34 SB_DQ[17]
D3_DQ_B19 AN31 SB_DQ[18]
D3_DQ_B23 AP31 SB_DQ[19]
D3_DQ_B20 AN35 SB_DQ[20]
D3_DQ_B16 AP35 SB_DQ[21]
D3_DQ_B18 AN32 SB_DQ[22]
D3_DQ_B22 AP32 SB_DQ[23]
D3_DQ_B25 AM29 SB_DQ[24]
D3_DQ_B28 AM28 SB_DQ[25]
D3_DQ_B27 AR29 SB_DQ[26]
D3_DQ_B30 AR28 SB_DQ[27]
D3_DQ_B24 AL29 SB_DQ[28]
D3_DQ_B29 AL28 SB_DQ[29]
D3_DQ_B26 AP29 SB_DQ[30]
D3_DQ_B31 AP28 SB_DQ[31]
D3_DQ_B32 AR12 SB_DQ[32]
D3_DQ_B33 AP12 SB_DQ[33]
D3_DQ_B34 AL13 SB_DQ[34]
D3_DQ_B35 AL12 SB_DQ[35]
D3_DQ_B36 AR13 SB_DQ[36]
D3_DQ_B37 AP13 SB_DQ[37]
D3_DQ_B38 AM13 SB_DQ[38]
D3_DQ_B39 AM12 SB_DQ[39]
D3_DQ_B45 AR9 SB_DQ[40]
D3_DQ_B41 AP9 SB_DQ[41]
D3_DQ_B47 AR6 SB_DQ[42]
D3_DQ_B43 AP6 SB_DQ[43]
D3_DQ_B44 AR10 SB_DQ[44]
D3_DQ_B40 AP10 SB_DQ[45]
D3_DQ_B46 AR7 SB_DQ[46]
D3_DQ_B42 AP7 SB_DQ[47]
D3_DQ_B52 AM9 SB_DQ[48]
D3_DQ_B53 AL9 SB_DQ[49]
D3_DQ_B50 AL6 SB_DQ[50]
D3_DQ_B55 AL7 SB_DQ[51]
D3_DQ_B48 AM10 SB_DQ[52]
D3_DQ_B49 AL10 SB_DQ[53]
D3_DQ_B54 AM6 SB_DQ[54]
D3_DQ_B51 AM7 SB_DQ[55]
D3_DQ_B61 AH6 SB_DQ[56]
D3_DQ_B60 AH7 SB_DQ[57]
D3_DQ_B59 AE6 SB_DQ[58]
D3_DQ_B63 AE7 SB_DQ[59]
D3_DQ_B56 AJ6 SB_DQ[60]
D3_DQ_B57 AJ7 SB_DQ[61]
D3_DQ_B58 AF6 SB_DQ[62]
D3_DQ_B62 AF7 SB_DQ[63]
D3_DQ_B63 AF35 SB_DQ[64]
D3_DQ_B64 AL33 SB_DQ[65]
D3_DQ_B65 AP33 SB_DQ[66]
D3_DQ_B66 AN28 SB_DQ[67]
D3_DQ_B67 AN12 SB_DQ[68]
D3_DQ_B68 AP8 SB_DQ[69]
D3_DQ_B69 AL8 SB_DQ[70]
D3_DQ_B70 AG7 SB_DQ[71]
D3_DQ_B71 AN25 SB_DQ[72]
D3_DQ_B72 AF34 SB_DQ[73]
D3_DQ_B73 AK33 SB_DQ[74]
D3_DQ_B74 AN33 SB_DQ[75]
D3_DQ_B75 AN29 SB_DQ[76]
D3_DQ_B76 AN13 SB_DQ[77]
D3_DQ_B77 AR8 SB_DQ[78]
D3_DQ_B78 AM8 SB_DQ[79]
D3_DQ_B79 AG6 SB_DQ[80]
D3_DQ_B80 AN26 SB_DQ[81]

SB_MA[0] AL19 D3_MAB0
SB_MA[1] AK23 D3_MAB1
SB_MA[2] AM22 D3_MAB2
SB_MA[3] AM23 D3_MAB3
SB_MA[4] AP23 D3_MAB4
SB_MA[5] AL23 D3_MAB5
SB_MA[6] AY24 D3_MAB6
SB_MA[7] AV25 D3_MAB7
SB_MA[8] AU26 D3_MAB8
SB_MA[9] AW25 D3_MAB9
SB_MA[10] AP18 D3_MAB10
SB_MA[11] AY25 D3_MAB11
SB_MA[12] AV26 D3_MAB12
SB_MA[13] AR15 D3_MAB13
SB_MA[14] AV27 D3_MAB14
SB_MA[15] AY28 D3_MAB15

D3_MAB[15..0] 17,18

SB_ODT[0] AM17
SB_ODT[1] AL16
SB_ODT[2] AM16
SB_ODT[3] AK15

D3_ODT_B0 17
D3_ODT_B1 17
D3_ODT_B2 18
D3_ODT_B3 18

SB_ECC_CB[0] AM26
SB_ECC_CB[1] AM25
SB_ECC_CB[2] AP25
SB_ECC_CB[3] AP26
SB_ECC_CB[4] AL26
SB_ECC_CB[5] AL25
SB_ECC_CB[6] AR26
SB_ECC_CB[7] AR25

D3_SB_ECC_CB4 17,18
D3_SB_ECC_CB5 17,18
D3_SB_ECC_CB6 17,18
D3_SB_ECC_CB7 17,18
D3_SB_ECC_CB8 17,18
D3_SB_ECC_CB9 17,18
D3_SB_ECC_CB10 17,18
D3_SB_ECC_CB11 17,18
D3_SB_ECC_CB12 17,18
D3_SB_ECC_CB13 17,18
D3_SB_ECC_CB14 17,18
D3_SB_ECC_CB15 17,18

ECC

SB_BS[0] AK17 D3_BAB0
SB_BS[1] AL18 D3_BAB1
SB_BS[2] AW28 D3_BAB2

D3_BAB[2..0] 17,18

SB_CKE[0] AW29
SB_CKE[1] AY29
SB_CKE[2] AU28
SB_CKE[3] AU29

D3_CKE_B0 17
D3_CKE_B1 17
D3_CKE_B2 18
D3_CKE_B3 18

SB_CS[0] AP17
SB_CS[1] AN15
SB_CS[2] AN17
SB_CS[3] AL15

D3_SCS_B#0 17
D3_SCS_B#1 17
D3_SCS_B#2 18
D3_SCS_B#3 18

SB_CK[0] AM20
SB_CK[1] AM21
SB_CK[2] AP22
SB_CK[3] AP21

D3_MB_CLK#0 17
D3_MB_CLK#1 17
D3_MB_CLK#2 18
D3_MB_CLK#3 18

SB_CK[2] AN20
SB_CK[3] AN21
SB_CK[4] AP19
SB_CK[5] AP20


D3_MB_CLK#4 18
D3_MB_CLK#5 18
D3_MB_CLK#6 18
D3_MB_CLK#7 18

SB_CAS# AP16
SB_WE# AL20
SB_RAS# AM18
SB_WE# AK16

D3_CAS# 17,18
D3_RAS# 17,18
D3_WEB# 17,18

SA_DIMM_VREFDQ AB39 H_CPU_DIMM_VREF_A
SB_DIMM_VREFDQ AB40 H_CPU_DIMM_VREF_B

H_CPU_DIMM_VREF_A 15
H_CPU_DIMM_VREF_B 17



2 OF 10



PE115027-4041-0DF




Title CPU-2: DDR3_CHB

DWG NO Goodyear Rev A00

Date: 星期三, 二月 20, 2013 Sheet 10 of 57




Ensure timings and edge rates are met on PLTRST# going to processor.





The schematic diagram illustrates the CPU_VCCIO_RIGHT section of the board. It features several pull-up and pull-down resistors connected to various power and ground rails.

Key Components and Connections:

- H_CPU_VCCIO_RIGHT:** The main power rail for the CPU VCCIO.
- +1P05V_PCH:** The 1.05V power plane for the PCH.
- Resistors:**
 - RH12:** 51 Ohm, connected to H_CPU_VCCIO_RIGHT and H_PWR_GOOD.
 - RH13:** 10K, connected to H_CPU_VCCIO_RIGHT and ground.
 - RH10:** 51 Ohm, connected to H_CPU_VCCIO_RIGHT and H_PROCHOT#.
 - RH82:** 51 Ohm, connected to H_CPU_VCCIO_RIGHT and H_TDI.
 - RH83:** 51 Ohm, connected to H_CPU_VCCIO_RIGHT and H_TMS.
 - RH85:** 51 Ohm, connected to H_CPU_VCCIO_RIGHT and H_TCK.
 - RH84:** 51 Ohm, connected to H_CPU_VCCIO_RIGHT and H_TRST#.
 - RH18:** 1K, connected to +1P05V_PCH and H_THERMTRIP#.
 - RH72:** 51 Ohm, connected to +1P05V_PCH and H_TDO.
 - RH11:** 1K, connected to +1P05V_PCH and H_PECI.
 - RH81:** 220, connected to +3V_S5 and FP_RST#.
- Grounding:** Several resistors (RH13, RH10, RH82, RH83, RH85, RH84, RH18, RH72, RH11, RH81) are connected to ground.
- Labels:**
 - H_PWR_GOOD:** Power Good signal.
 - H_PWR_DEBUG:** Power Debug signal.
 - H_PROCHOT#:** Processor Hot signal.
 - H_TDI:** Test Data In signal.
 - H_TMS:** Test Mode Select signal.
 - H_TCK:** Test Clock signal.
 - H_TRST#:** Test Reset signal.
 - H_THERMTRIP#:** Thermal Trip signal.
 - H_TDO:** Test Data Out signal.
 - H_PECI:** Precision Event Counter Interface signal.
 - FP_RST#:** Flash Programming Reset signal.








Display Port

HDMI





20120413: Add CH82, CH83 ; RH88 change connect to RH65.1 and RH66.2 ; add net H_VCCIO2PCH ; RH65 and RH66 change to 0402 size, follow CRB1.0
20120413: Add RH87, RH89 ; Net H_VCCIO_OUT, follow CRB1.0




DELL INC.

CPU-6: GND

DWG NO: **Goodyear** Rev: **A00**

Date: 星期三, 二月 20, 2013 Sheet 14 of 57


CHANNEL A BANK 1
SMB ADDRESS:000

**DDR3 Conn: CHA_1 (DIMM3)**

DWG NO	Rev
<i>C-1</i>	A00

Goodyear
Date: 星期日 二月 20, 2012 Sheet: 15 of 57

CHANNEL A BANK 2
SMB ADDRESS:001




Title **DDR3 Conn: CHA_2 (DIMM1)**

DWG NO	Rev
<i>Goodyear</i>	A00

Date: 星期三, 二月 20, 2013 Sheet 16 of 57

CHANNEL B BANK 1
SMB ADDRESS:010


**DDR3 Conn: CHB_1 (DIMM4)**

DWG NO	Rev
--------	-----

Goodyear


Add

A00

**DDR3 Conn: CHB_2 (DIMM2)**


DWG NO	Rev
	A00



5	4	3	2	1
D				
C				
B				
A				


			
Title		Label	
DWG NO		Goodyear	Rev A00
Date:	星期三, 二月 20, 2013	Sheet 19	of 57

20120626: Add TBT_HDR
20120703: TBT_HDR compoment
REMARK cahnge to Remark

23,35,36,39,47,48 S_WAKE#
23 S_GPIO15
23 S_GPIO45







INC.

Title

PCH-1: DMI/USB/PCIe

DWG NO

Goodyear

Rev

A00

Date:

星期三, 二月 20, 2013

Sheet

21

of

57

36 PCH_WLAN_CL_CLK_1 << RS85 * 0 PCH_WLAN_CL_CLK
36 PCH_WLAN_CL_DATA_1 << RS93 * 0 PCH_WLAN_CL_DATA
36 PCH_WLAN_CL_RST#_1 << RS94 * 0 PCH_WLAN_CL_RST#

For MiniPCIe WLAN AMT Sideband

US1C

14,23,29,44 PWRGD_3V <<

RU68 1 2 PCH_MEPWRGD AA32

TPS23 S TP_CHAFAN3_PWM

27,46 S_GPI_CHASSIS_ID1 << S_GPI_CHASSIS_ID1 AP28
27,46 S_GPI_CHASSIS_ID0 << S_GPI_CHASSIS_ID0 AT31
49 F_USB_DETECT2 << F_USB_DETECT2 AM28
27,39 S_GPIO45_msata_pcie_detct# << S_USB_HDR_DET# AV34
27 S_GPI_BRD_REV2 << S_USB_HDR_DET# AV35
49 S_USB_HDR_DET# << S_USB_HDR_DET# AV35

+3V
RS58 1K
RS60 4.7K Dummy

TPS24 S TP_PCH_SST

S_PCH_CONFIG_JUMPER L38

27,46 MT/ST_ID << A_FP_PRES# R31
34 A_FP_PRES# << A_FP_PRES# R31
24,38 V_DDSP_B_HPD << V_DDSP_B_HPD L40

SST

SCLOCK / GPIO22 H41
SLOAD / GPIO38 R31
SDATAOUT0 / GPIO39 L40
SDATAOUT1 / GPIO48

CLINK
FAN
SATA

GPIO

ISOH

3 OF 11

LYNXPOINT_OP8_VER1.1

SATA_RXN0 B28 << T_SATA_RXN0 39
SATA_RXP0 A28 << T_SATA_RXP0 39
SATA_TXN0 F31 << T_SATA_TXN0 39
SATA_TXP0 H31 << T_SATA_TXP0 39
SATA_RXN1 D30 << T_SATA_RXN1 39
SATA_RXP1 C30 << T_SATA_RXP1 39
SATA_TXN1 B34 << T_SATA_TXN1 39
SATA_TXP1 C34 << T_SATA_TXP1 39

SATA_RXN2 A31 << T_SATA_RXN2 39
SATA_RXP2 B31 << T_SATA_RXP2 39
SATA_TXN2 B35 << T_SATA_TXN2 39
SATA_TXP2 D35 << T_SATA_TXP2 39
SATA_RXN3 C32 << T_SATA_RXN3 39
SATA_RXP3 G33 << T_SATA_RXP3 39
SATA_TXN3 F33 << T_SATA_TXN3 39
SATA_TXP3 F33 << T_SATA_TXP3 39

SATA_RXN4 / PERN1 A26 << T_SATA_RXN4 39
SATA_RXP4 / PERP1 B26 << T_SATA_RXP4 39
SATA_TXN4 / PETN1 L28 << T_SATA_TXN4 39
SATA_TXP4 / PETP1 K28 << T_SATA_TXP4 39
SATA_RXN5 / PERN2 C27 << T_SATA_RXN5 39
SATA_RXP5 / PERP2 B27 << T_SATA_RXP5 39
SATA_TXN5 / PETN2 G28 << T_SATA_TXN5 39
SATA_TXP5 / PETP2 F28 << T_SATA_TXP5 39

S_CLKIN_SATA_N RS59 * 10K +/-5%
S_CLKIN_SATA_P RS61 * 10K +/-5%
CLKIN_SATA_P
CLKIN_SATA_P

SATALED# J39 << T_SATALED# 46
SATA3RCOMP_PCH RS65 * 7.5K +/-1%
+1P5V_PCH

SATA0GP / GPIO21 M37 << S_GPI_BRD_REV0 27,44
SATA1GP / GPIO19 J40 << S_SATA1GP 28,44
SATA2GP / GPIO36 H40 << S_GPIO36 28,44
SATA3GP / GPIO37 N41 << S_GPIO37 28,44
SATA4GP / GPIO16 M39 << S_SATA4GP 28,44
SATA5GP / GPIO49 N40 << S_GPIO49 28,39,44

EDP_BKLTCTL AP2 S TP_EDP_BKLTCTL << TPS39
EDP_BKLTEN AT2 S TP_EDP_BKLTEN << TPS37
EDP_VDDEN AP1 S TP_EDP_VDDEN << TPS38

TP14 N30 << O_A20GATE 29
RCIN# K36 << O_KB_RST# 29
SERIRQ# G39 << F_SERIRQ# 29
THERMTRIP# C40 << H_THERMTRIP# 11
PECI G40 H PECI_R RS67 * 0 Dummy << H_PECI 11,29
PMSYNCH F40 << H_PMI_SYNC 11
PLTRST_PROC# F41 RS71 * 0 << H_RESET# 11,29,44

If CPU RESET CIRCUIT pop. RS71 need to Dummy

SATA1

SATA2

SATA3

SATA4

SATA5

mSATA

Strapping
For Flex IO Strapping

+3V
RS130 * 10K +/-5% O_KB_RST#
RS133 * 10K +/-5% O_A20GATE
RS134 * 10K +/-5% F_SERIRQ#

RS135 * 10K +/-5% F_USB_DETECT2

RS112 * 10K +/-5% A_FP_PRES#


RS160 * 10K +/-5% V_DDSP_B_HPD
Dummy



Title
PCH-2: SATA/HOST/GPIO

DWG NO
Goodyear
Rev
A00

Date: 星期三, 二月 20, 2013 Sheet 22 of 57



US1G




US1E




DWG NO

Rev	A00
-----	------------


Sheet 24 of 57









+1P5V_PCH_DAC Circuit



If RS137 pop, RS138 and +1P5V_PCH_DAC CIRCUIT need to Dummy









Chassis ID

By Cable control
0712

Chassis ID1	Chassis ID0	MT/ST ID	Description
L	L	L	Optiplex MT
L	L	H	Optiplex SFF
L	H	L	Cosumer MT
L	H	H	Consumer SFF
H	L	L	SMB MT
H	L	H	SMB ST
H	H	L	reserved
H	H	H	CBL detect




BOARD ID

Rev2	Rev1	Rev0	Type
0	0	0	Default
0	0	1	Reserved
0	1	0	Reserved
0	1	1	Reserved
1	0	0	Reserved
1	0	1	Reserved
1	1	0	Reserved
1	1	1	Reserved


BEEP

Title		
PCH-8: MISC CONN/BEEP/ID		
DWG NO	Goodyear	Rev A00
Date: 星期四, 五月 09, 2013	Sheet 27	of 57


GPIO16 (H->SATA4 ; L->PCle1)




GPIO49 (H->SATA5 ; L->PCle2)



GPIO70 (H->PCle1 ; L->USB3 3)




GPIO71 (H->PCle2 ; L->USB3 4)




No Reboot Mode

SPKR (IN-PD)	Description
High	No reboot mode: Enable
Low	No reboot mode: Disable




Topblock Swap Mode

GPIO55 (IN-PU)	Description
High	Topblock swap mode: Disable
Low	Topblock swap mode: Enable




Boot BIOS Destination Selection

GPIO51 (IN-PU)	SATA1GP/GP19 (IN-PU)	Description
Low	Low	Flash cycle routed to LPC
High	Low	Flash cycle routed to PCI
High	High	Flash cycle routed to SPI




TLS Confidentiality

GPIO37 (IN-PD)	Description
High	ME Crypto TLS cipher suite with confidentiality
Low	ME Crypto TLS cipher suite with no confidentiality



Lynx Point I/O Flexibility

- New architecture allows some I/O Ports to be configured at time of system design



- I/O Flexibility is configured via soft strap


GPIO70	GPIO71
0: USB3 3	0: USB3 4
1: PCIe 1	1: PCIe 2

GPIO16	GPIO49
0: PCIe 1	0: PCIe 2
1: SATA 4	1: SATA 5

00b or 01b: Assign muxed signal to desired port
10b: Reserved
11b: Assign desired port based on GPIO
Example of soft strap settings


On-Die PLL Voltage Regulator

GPIO62/SUSCLK (IN-PU)	Description
High	Regulator is enabled.
Low	Regulator is disabled.



DMI Rx Termination

GPIO36 (IN-PD)	Description
Low	DMI Rx Termination Voltage



DMI AC COUPLING FULL VOLTAGE MODE
WHEN SAMPLED LOW



Title

PCH-9: STRAP OPTION

DWG NO



Goodyear


Rev


A00

Date: 星期三, 二月 20, 2013

Sheet 28 of 57







		
Title		
SIO-SCH5555-2		
DWG NO	Goodyear	Rev A00
Date: 星期三, 三月 20, 2013	Sheet 30	of 57

R21, R22 could be saved through sharing the pull-up resistors which might be possibly existed on the motherboard already.



Note: 10K ohm close to Host side




Consider VCC33 may be connected to Main Power or chipset's GPO, the pull-down resistor R17 can be NC only when Main Power or chipset's GPO can ensure to drive the ISOLATEB pin to a voltage level < 0.8V at the system state S1-S5.

If the ISOLATEB pin can not be well-controlled to a voltage level < 0.8V at S1-S5, the pull-down resistor R934 is needed to make sure the LAN chip is well isolated.

change to S_PLTRST# 0713



close to LAN chip







close to PCH side



LAN POWER




LAN CONNECTOR



SPEED LED	
LINK 10M	GREEN
LINK 100M	GREEN
LINK 1000M	ORANGE

ACTIVE LED

YELLOW = LINK UP
BLINKING = TX/RX ACTIVITY



When implementing customized LEDs:

Configure IO register offset 18h~19h to support your own LED signals. For example, if the value in the IO offset 0x18 is 0x0CA9h (0000110010101001b), the LED actions are:

- LED 0: On only in 10M mode, with blinking during TX/RX
- LED 1: On only in 100M mode, with blinking during TX/RX
- LED 2: On only in 1000M mode, with blinking during TX/RX

Title

LAN Power & LAN/USB Conn

DWG NO

Goodyear

Date: 星期三, 二月 20, 2013




Rev

A00


Sheet 32 of 57






JACK SENSE




Audio Jack



Front_Audio




PC BEEP




Title	
Audio Conn	
DWG NO	Rev
Goodyear	A00
Date: 星期三, 三月 20, 2013	Sheet 34 of 57


Mini PCIe




Latch










+V_1.5V_PCIE






INC.

Title	
Mini PCIe	
DWG NO	Rev
Goodyear	A00
Date: 星期三, 三月 20, 2013	Sheet 36 of 57





20110211:change 2N7002DW for cost down.



20110211:change 2N7002DW for cost down.

20110211:change 2N7002DW for cost down.





INC.

Title

VGA Conn

DWG NO

Goodyear







Rev

A00

Date: 星期三, 二月 20, 2013

Sheet 38 of 57

SATA x 4



Pin43:GPIO49
mSATA -->NC
mini PCIe -->GND







Table below summarizes the AC cap requirement on the motherboard when using SATA/SATAe mixed port.


Condition	PCIe only	SATA only	PCIe/SATA
PCH Tx	100 nF	10 nF	100 nF
PCH Rx	None	10 nF (Can be removed if choose NOT to support DC coupled CDDs)	None (not footprint and stuff with zero ohm for backup)




Rear USB3.0




CPU Fan



SYS Fan




 **INC.**

Title		FAN	
DWG NO		Rev	
Goodyear		A00	
Date: 星期三, 二月 20, 2013	Sheet 41	of 57	

Serial

PS2 port





Title			Serial / PS2 port		
DWG NO			Rev		
Goodyear			A00		
Date:	星期三, 二月 20, 2013		Sheet	42	of 57

SPI


Follow PDG 1.0
0712

LPC DEBUG





SPI_8MB


變更文字為SPI_2，為改打SMD
20120216: SPI1 Change to WINBOND_W25Q32BVSSIG



CLOSE TO SPI
If socket not use ,need change to SMD Type



APS DEBUG




Desktop		
APS Connector	Pin	Meaning
Pin 1	VccSus3_3	3.3 V Suspend Power Well
Pin 2	SLP_S3#	When asserted (0) system is in S3
Pin 3	VccDSW3_3	Used to determine if system is in Deep Sx
Pin 4	VccSus3_3	When off (0) system is in S5
Pin 5	SLP_S4#	When asserted (0) system is in S4
Pin 6	SLP_A#	When asserted (0) ME is in Moff
Pin 7		Unused
Pin 8	GND	Ground
Pin 9	RTCST#	When asserted (0) CMOS is cleared
Pin 10	GND	Ground for RTCST#
Pin 11	PWRBTN#	When asserted (0) Power Button Pushed
Pin 12	GND	Ground for PWRBTN#
Pin 13	SYS_RESET#	When asserted (0) Reset Button Pushed
Pin 14	GND	Ground for SYS_RESET#



DELL INC.

Title		
SPI/LPC DBG		
DWG NO	Goodyear	Rev A00
Date: 星期三, 二月 20, 2013	Sheet 43 of 57	



XDP Connector - CPU



XDP Connector - PCH






Title		<div style="text-align: center;"> <h1> XDP </h1> </div>	
DWG NO			
<div style="text-align: center;"> <h1> Goodyear </h1> </div>		A00	
		Date: 星期三, 三月 20, 2013	
Date: 星期三, 三月 20, 2013		Sheet	44 of 57










20100108: Add for EMI



Front_IO Header





INC.

Title	
Front_Panel	
DWG NO	Rev
Goodyear	A00
Date: 星期三, 二月 20, 2013	Sheet 46 of 57




















INT USB





ATX POWER CONNECTOR



Title		Power Conn	
DWG NO	Goodyear		Rev
		A00	
Date:	星期三, 二月 20, 2013	Sheet	50 of 57

			
Title			
Power Sequence			
DWG NO			Rev
Goodyear			A00
Date:	星期二, 二月 20, 2013	Sheet	51 of 57




DC Update on 7/16 2012

RT8884BGQW


Add sequence control
follow CRB

+V_1.5_SM Power(DDRIII)

V_SM FOR DDRIII(1.5V)



+V_SM_VTT Power(DDR VTT)



BOTTOM PAD
CONNECT TO GND
VIA 6 vias



Title		Power-6: DDR3
DWG NO		Rev
Goodyear		A00
Date: 星期三, 二月 20, 2013	Sheet 56	of 57

